# **LABORATORY III : Operational Amplifiers**

# A. Objective

In this week's lab we will investigate several circuits in order to understand the utility as well as the limitations of real-world op-amps. Try to view this lab not only as a learning experience about op-amps, but also as a practice exercise in making precise measurements with your oscilloscope. Think hard about the procedure you are being asked to carry out and what function is served by each of the steps.

## **B.** Reading

• R. E. Simpson *Introductory Electronics for Scientists and Engineers* (Prentice-Hall, Englewood Cliffs, 1987), Chap. 9 (especially Sections 9.1, 9.4, 9.6 - 9.8).

## C. Lab Exercises

In the exercises below, use an LF411 op-amp. The low offsets, high speed and low cost of this device make it an excellent choice for general-purpose applications. The pin diagram for the LF411 is shown below. The 741 op-amp, which has the same pin diagram, was the industry-standard in times past.



Figure 1: LF 411 op-amp

### 1. Measurement of Slew Rate

(a) To measure the LF411 slew rate, use the unity-gain voltage follower circuit shown below in Fig. 2. Drive the input with a square wave. Using two channels of your oscilloscope, simultaneously observe the input square-wave and the op-amp output. Measure the slew rate by observing the slope of the output transitions. Are rising and falling edges equally distorted? See what happens as the input amplitude is varied. Compare your measurements with the 411 specifications given on the attached sheet. If you are interested, repeat your measurements using a 741 op-amp; the pin connections are the same as for the 411. You will find that the 741 is much slower than the 411.



Figure 2: Unity gain follower circuit for measuring the slew rate

#### 2. Measurement of Offset Voltage

(a) Measure the offset voltage using the amplifier itself to amplify the offset voltage to measurable values. For example, if the op-amp has an input offset voltage  $V_{os}$  and a gain of 1000 (as shown in Fig. 3), then  $V_{out} = 1000V_{os}$ . Compare your measured offset voltage with the 411 specifications found on the attached sheet.



Figure 3: Inverting amplifier for testing the voltage offset.

(b) Trim the offset voltage to zero using the circuit shown in the spec sheet's *Typical Connection* diagram (also Figure 9.19 b in Simpson) and demonstrate that, by adjusting it properly,  $V_{os}$  can be eliminated (i.e., made zero). Make certain that you check that your potentiometer (=variable resistor) is functioning properly by testing it with an ohmmeter. In some cases a smaller range potentiometer has done a better job of trimming. Ensure that the negative 15 V is connected to the middle post of the potentiometer.

### 3. What limits the performance: the gain bandwidth product or the slew rate?

As you know, both the finite gain-bandwidth product and the finite slew rate can lead to a finite rise-time and an op-amp gain that decreases with increasing frequency. In this measurement you are asked to explore this.



Figure 4: Inverting amplifier for testing the gain-bandwidth product/ slew rate limitations.

(a) Construct an inverting amplifier with unity gain and an input impedance of 1 k $\Omega$  (*i.e.*  $R_1 = 1 \ k\Omega$ ), so as not to "load" the function generator, whose output impedance is 50  $\Omega$ . Input a square-wave to see if the output-slope is consistent with your previous finding from the slew rate measurement at unity gain.

(b) At several different frequencies f, input a sine-wave signal. Simultaneously observe the input and output waveforms on your scope, measuring the gain. You should observe two frequency regimes, one where the gain is maintained at a single "plateau" value and one where the gain "rolls off." Take data in both of these frequency regimes and plot your results as gain (in dB) vs. f. Make sure your amplitude at low frequencies is large enough so that you can accurately measure the gain's frequency dependence. Looking at the datasheet, you'll find that the gain-frequency plot is a log-log plot (or semi-log for gain in dB). Before taking data, think about at what frequencies you should measure to get maximum information with a few data points (10 points are typically sufficient).

(c) Repeat the above procedure [(a) and (b)] with an amplifier gain of 100 (which corresponds to 40 dB). Take care to choose an appropriate peak-to-peak input amplitude so that the output of this high-gain amplifier is not forced into saturation.

Questions to think about:

- You should find that the slope of the output waveform for the high-gain amplifier (×100) is smaller than in the unity gain case. Can you explain why?
- For both (b) and (c): What determines the gain, the limited slew rate or the limited gainbandwidth product? That is, you should compare the frequency dependent gain from (b) and (c) to theory. Ideally you should plot all relevant data on a plot showing gain (in dB) vs. frequency (log scale) and include in your plot(s) lines that show the theoretically expected roll-off. (The typical gain-bandwidth product for the 411 is given in the datasheet).

## **Optional Lab**/ Extracurricular suggestions

For those of you who finish early, you have the opportunity to explore for extra credit two more topics that will become important later in the course. In the first experiment you learn how to boost the output current of operational amplifiers using a power-transistor. In the second experiment you'll learn a nifty way to create a constant current source by using an operational amplifier to stably bias a transistor.

### **OL1** Current Limit

Try hooking an  $8\Omega$  speaker to the output of the circuit in Fig. 4. Is the LF411 capable of providing enough current to drive this small impedance load? Try adding a power transistor to the output as shown below to see if this improves your circuit. Simultaneously measure the speaker voltage on your scope. What happens if you turn up the input voltage too high? Can you hear it?



#### **OL2** Constant Current Source

Choose appropriate values for  $R_1, R_2$ , and  $R_3$  in the circuit below so that a constant current of 7.5 mA will flow through the LED. Construct this circuit and verify that a 7.5 mA current is indeed flowing through the LED. How can you halve this LED current by changing just a single resistor? Try it!



# References

 P. Horowitz and W. Hill, *The Art of Electronics* Cambridge University Press, New York, 1980), pp. 193-194.



© 1995 National Semiconductor Corporation TL/H/5655

RRD-B30M115/Printed in U. S. A.

Absolute Maximum Ratings If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.					Power Dis (Notes	n ))	H Package 670 mW			N Package 670 mW			
(11010-0)		I E/	1110	I E411	ijmax			150			115-0		
Supply V	oltage	+	22V	+ 18V	$\theta_{j}A$		162	2°C/W (	(Still Ai	r) nin	120°C/W	/	
Differenti	al Input Voltage	±	±38V ±30V				05 0	Aiı 777	r Flow)				
Input Vol	tage Range				θ¡C			20°C	/W				
(Note	1)	±	19V	€¥ 200 ± 15 ×		Operating Temp							
Output S	hort Circuit				Range	Range		(Note 3)			(Note 3)		
Duratio	on	Cont	inuous	Continuous	Storage T	emp.							
					Range		-65	5°C≤T,	<sub>4</sub> ≤150°	°C –6	5°C≤T <sub>A</sub> ≤	150°C	
					Lead Tem	ip.	,		~				
					(Solder	ing, 10	sec.)	30.) 260°C			260°C		
					ESD Tole	rance				Rating to	o be deterr	ninea.	
DCE	ectrical Ch	arac	teris	TICS (Note 4)									
Symbol	Parameter			Conditions			LF411A			LF411			
oyinboi	rarameter		Conditions			Min	Тур	Max	Min	Тур	Max		
V <sub>OS</sub>	Input Offset Volta	age	R <sub>S</sub> =10	kΩ, T <sub>A</sub> =25°C			0.3	0.5		0.8	2.0	mV	
$\Delta V_{OS} / \Delta T$	Average TC of In Offset Voltage	put	R <sub>S</sub> =10	kΩ (Note 5)			7	10		7	20 (Note 5)	μV/°C	
I <sub>OS</sub>	Input Offset Current		$V_S = \pm 1$	5V	Tj=25℃		25	100		25	100	pА	
			(Notes 4, 6)		T <sub>j</sub> =70°C			2			2	nA	
					T <sub>j</sub> =125°C			25			25	nA	
Ι <sub>Β</sub>	Input Bias Current	nt	$V_{S} = \pm 15V$ (Notes 4, 6)		T <sub>j</sub> =25°C		50	200		50	200	pА	
					$T_j = 70^{\circ}C$			4			4	nA	
					T <sub>j</sub> =125°C			50			50	nA	
R <sub>IN</sub>	Input Resistance		$T_{j} = 25^{\circ}$	C			1012			10 <sup>12</sup>		Ω	
A <sub>VOL</sub>	Large Signal Volt Gain	age	$V_{S} = \pm 1$ R <sub>L</sub> =2k,	5V, $V_0 = \pm 10V$ , T <sub>A</sub> =25°C		50	200		25	200		V/mV	
	1					1	1	1	1	1	1	1	

		Over Temperature	25	200		15	200
Vo	Output Voltage Swing	$V_{S} = \pm 15V, R_{L} = 10k$	±12	±13.5		±12	±13.5
V <sub>CM</sub>	Input Common-Mode		±16	+ 19.5		±11	+ 14.5
	Voltage Range			-16.5			-11.5
CMRR	Common-Mode Rejection Ratio	$R_S \le 10k$	80	100		70	100
PSRR	Supply Voltage Rejection Ratio	(Note 7)	80	100		70	100
IS	Supply Current			1.8	2.8		1.8

## AC Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	LF411A			LF411			Unite
Cymbol	Mi		Min	Тур	Max	Min	Тур	Max	onita
SR	Slew Rate	$V_S = \pm 15V, T_A = 25^{\circ}C$	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	$V_{S} = \pm 15V, T_{A} = 25^{\circ}C$	3	4		2.7	4		MHz
e <sub>n</sub>	Equivalent Input Noise Voltage	$T_A = 25^{\circ}C, R_S = 100\Omega,$ f = 1 kHz		25			25		nV⁄v √Hz
i <sub>n</sub>	Equivalent Input Noise Current	T <sub>A</sub> =25°C, f=1 kHz		0.01			0.01		pA/√ √Hz

V/mV

V V V

dB

dB

mA

3.4

Note 1: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage.

Note 2: For operating at elevated temperature, these devices must be derated based on a thermal resistance of  $\theta_i A$ .

Note 3: These devices are available in both the commercial temperature range  $0^{\circ}C \le T_A \le 70^{\circ}C$  and the military temperature range  $-55^{\circ}C \le T_A \le 125^{\circ}C$ . The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only.

Note 4: Unless otherwise specified, the specifications apply over the full temperature range and for  $V_S = \pm 20V$  for the LF411A and for  $V_S = \pm 15V$  for the LF411.  $V_{OS}$ ,  $I_B$ , and  $I_{OS}$  are measured at  $V_{CM} = 0$ .

Note 5: The LF411A is 100% tested to this specification. The LF411 is sample tested to insure at least 90% of the units meet this specification.

Note 6: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j = T_A + \theta_{jA} P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.

Note 7: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice, from ±15V to ±5V for the LF411 and from ±20V to ±5V for the LF411A.

Note 8: RETS 411X for LF411MH and LF411MJ military specifications.

Note 9: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.







modated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit. again puts the input stage and thus the amplifier in a normal operating mode. Exceeding the positive common-mode limit on a single input will not change the phase of the output; however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

#### Application Hints (Continued)

The amplifier will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur.

The LF411 is biased by a zener reference which allows normal circuit operation on  $\pm 4.5 \text{V}$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The LF411 will drive a 2 k $\Omega$  load resistance to  $\,\pm\,$  10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swinas.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

#### **Typical Applications**

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to around.

A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the expected 3 dB frequency, a lead capacitor should be placed from the output to the input of the op amp. The value of the added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.











NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

0.373 - 0.400(9.474 - 10.16) 0.090 8 7 6 5

1 2 3 4

0.040 (1.016) TYP

<u>0.050</u> (1.270)

Molded Dual-In-Line Package (N) Order Number LF411ACN or LF411CN NS Package Number N08E

+

 $\underline{0.250\pm0.005}$ 

 $(6.35 \pm 0.127)$ 

¥

0.039 (0.991)

90<sup>°</sup> ± 4

TYP

 $0.100 \pm 0.010$ 

(2.540±0.254)

0.060 (1.524)

 $0.018 \pm 0.003$ 

 $(0.457 \pm 0.076)$ 

 $0.130 \pm 0.005$ (3.302±0.127)

0.125-0.140

(3.175 - 3.556)

0.092 (2.337) DIA

OPTION 1

204

0.065 (1.651)

0.030 (0.762) MAX

0.125 (3.175) DIA NOM

 $0.045 \pm 0.015$ (1.143±0.381)

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

8 7

OPTION 2

N08E (REV F)

 $\frac{0.032 \pm 0.005}{(0.813 \pm 0.127)}$ 

PIN NO. 1 IDENT

0.020

(0.508) MIN

RAD

0.145-0.200

(3.683-5.080)

0	National Semiconductor Corporation 1111 West Bardin Road Arlington, TX 76017 Tel: 1(800) 272-9959 Fax: 1(800) 737-7018	National Semiconductor   Europe Fax: (+49) 0.180-530 85 86   Email: cnjwge@tevm2.nsc.com   Deutsch Tei: (+49) 0.180-530 85 85   English Tei: (+49) 0.180-532 78 32   Français Tei: (+49) 0.180-532 93 58   Italiano Tei: (+49) 0.180-532 416 80	National Semiconductor Hong Kong Ltd. 13th Floor, Straight Block, Ocean Centre, 5 Canton Rd. Tsimshatsui, Kowloon Hong Kong Tel: (852) 2737-1600 Fay: (852) 2737-1600	National Semiconductor Japan Ltd. Tel: 81-043-299-2309 Fax: 81-043-299-2408
		Italiano Tel: (+49) 0-180-534 16 80	Fax: (852) 2736-9960	

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.